Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Student Awareness Program on Anti-Ragging and Anti-Drug
- Industrial Visit GTTS
- Workshop on ‘Raising Capital and Managing Finance’
- Semicon INDIA 2024
- “Green Roots, Bright Future – Plantation Program 2026” on World Environment Day
- Model Exhibition on “Biology for Engineers”
- Webinar on Retrieval Augmented Generation (RAG)
- Workshop on “Accelerators / Incubation Opportunities for Startup Aspirants”
- Conference by Dr. Windhya Rankothge at ACSCON – 2026
- International Expert Session by Dr. Ross Smith at ACSCON – 2026