Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Happy Birthday to our President & Vice Chairman Sri A C S Arun Kumar
- Industrial Visit to Hindustan Aeronautics Limited, Bengaluru
- Industrial Visit to Bangalore Aircraft Industries PVt Ltd
- Seminar on Intellectual Property Rights and IP Mannagement for startups”
- Alumni Guest Lecture: UAV Piloting Skills and Career Insights
- Idea Showcase: Demo Day/Exhibition/Poster Presentation of Ideas/PoC
- Seminar on CAD/CAM Mastery: Bridging Academia and Industry with Smart Skills
- Industrial Visit to CADMAXX Pvt Ltd (Manufacturing Unit-I)
- Entrepreneurship and Innovation as a career opportunity
- Skybound: Mastering Drone Pilot Skills for DGCA Licensing