Admission Enquiry for 2023-24                                  Guidelines to Students admitted to First Year B.E. Degree Courses through CET                                  Chairman's Trophy 2023                                  Induction Program for First Year 2023                                  Academic Calendar of VII Odd Smester 2023-24


23 May 2020

Webinar on VLSI Front End

Resource Person : Priya Anathakrishnan Corporate Technical Trainer

Date : 23rd May 2020

Time : 02.00 PM – 03.00 PM

Via : Zoom Meetings / YouTube

Activity Name

VLSI Front End on 23-May-2020

Activity Type


Conducted By

CTDS Bangalore

About the Activity

VLSI Design – Verilog Introduction

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.

View Event Report