Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Webinar on “GATE 2027: Awareness, Strategy, and Opportunities for Aerospace Engineers”
- International Conference On ACSCON – 2026
- Technical talk on Spanning Data Analytics and Data
- International Conference on Advances in Computing Systems, Communication & Networking (ACSCON 2026)
- Warmest Birthday Greetings to Smt. S. Lalitha Lakshmi
- Republic Day Celebration 2026
- Makara Sankranti – 2026
- Workshop on “Design Thinking, Critical Thinking & Innovation Design”
- Christmas Celebration 2025
- Student Awareness Program on “Anti-Ragging and Anti-Drug”