Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- MILANA 2026 – Alumni Together Always
- One-Day Workshop on “Introducing Skillfinity – AI Career Partner”
- Chairman’s Trophy 2026
- Inaugural Ceremony for First-Year Students 2026–27
- Finishing School for Employability
- 14th Graduation Day
- 80th Independence Day Celebration
- Student Induction Program 2026–27 – Day 4
- Seminar on “Higher Education Opportunities”
- Student Induction Program 2026–27 – Day 3