Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Memorandum of Understanding (MoU) Signing Ceremony with Rubixe Institutional Centre of Excellence.
- Department of CSE (Cyber Security) Records Successful Placement at M/s. LaunchEd Global
- One Week Student Development Program (SDP) on “Computer-Aided Design and Simulation in Aerospace Engineering”
- Silver Medal Win at All India National Level Open Karate Championship 2025
- 5-Day Boot Camp on Industrial Hydraulics & Pneumatics
- Proud Placement Achievement – LaunchEd Global
- IEEE Day 2025
- Full Day Session on “From Campus to Career : Design Your Dream Life”
- Seminar on “Analog Layout and Physical Design (VLSI)”
- Campus Placement Drive @ ACS College of Engineering conducted by Diggy Byte