MSME
Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Two-Day Student Development Programme on “Business Intelligence & Data-Driven Insights Using Power BI”
- One-Day Hands-on Workshop on Artificial Intelligence and Machine Learning
- Industrial Visit to BHEL – An Industry Learning Experience
- AIML Department Freshers’ Day Celebration 2026
- AURELIA 2026 – Fashion Club Inauguration
- AIMORA 2026 – Department Symposium
- Post Graduate Inaugural and Orientation Program 2026–27
- Saraswathi Pooja 2026
- Fresher’s Day and Inauguration of Management Club
- BioVenture Student Initiative Program 2026