Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- One-Week Student Development Program (SDP) on “Computer Aided Design and Simulation in Aerospace Engineering”
- 4-Day Student Development Program on ‘Embedded Systems and IoT’
- IEEE Day 2025 @ ACSCE
- 13th Graduation Ceremony – Batch 2021–25
- Intra-College Water Rocketry & Paper Plane Competition at ACSCE
- Dussehra Pooja Celebration 2025
- Campus Placement Highlights – Batch 2022-26
- Internal Smart India Hackathon – 2025
- Inauguration of “Finishing School for Employability – Java Development Program”
- Guest Lecture on “Decoding Fatigue: From S-N Curves to Real World Life Predictions in Aerospace Structures”