Date
23 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 23rd May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 23-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Student Induction Program 2025–2026 (Even Semester)
- VTU Inter-Collegiate Bengaluru South Division Football Tournament 2026 – Inauguration
- Three-Day Staff Training Program
- Drone Training & Awareness Session
- Student Induction Program 2025–2026 (Even Semester)
- Proud Achievement Announcement
- Workshop on “Business Model Canvas (BMC) and Business Model Fit”
- Drone Training & Awareness Session at ACSCE
- Industry Visit to Vikram Sarabhai Space Centre(VSSC), Thumba, Trivandrum, Kerala
- Workshop on “Product Market fit, Prototype Design and MVP Development”