9008545678,9900500028
         Academic Milestone : VTU Rank Holders from ASE          Academic Milestone : VTU Rank Holders from AE          Academic Milestone : VTU Rank Holders from BME          ICISDIKSA – 2026          RICAT - 2025          Admission Flyer for 2025 - 26          Admission Enquiry for 2025-26                                                                   

Date

30 May 2020

Webinar on VLSI Front End

Resource Person : Priya Anathakrishnan Corporate Technical Trainer

Date : 30th May 2020

Time : 02.00 PM – 03.00 PM

Via : Zoom Meetings / YouTube

Activity Name

VLSI Front End on 30-May-2020

Activity Type

Lecture

Conducted By

CTDS Bangalore

About the Activity

VLSI Front End on 30-May-2020

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.

View Event Report

Events List