Date
30 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 30th May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 30-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Front End on 30-May-2020
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Hands-on Workshop on Basic IoT Essentials
- Technical Talk on “Decoding Modern Cyber Security Systems from the Lens of Physical Defence Paradigm”
- Placement Campus Drive – VTiger Systems India Pvt. Ltd.
- IETE Students Forum – Inauguration Ceremony
- DYNAMATE 2K25 – National Technical Symposium
- Workshop on Spacecraft Technology & Inauguration of Space and Rocketry Club
- Volleyball Men’s Team Runner-Up at CMRIT SPARDHA 2025
- Inauguration of Clubs in Association with FLUXTERA
- One-Week Industrial Training & Skill Development Program on ANSYS
- Technical Talk on “Cybersecurity Beyond 2025”