Date
30 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 30th May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 30-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Front End on 30-May-2020
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Industrial Visit to Qopikun Services LLP, HiTech Defence & Aerospace Park, Bengaluru
- Founder’s Day Ekattvya 2026 Celebrated with Grandeur
- Grand Plantation Programme 2026
- COSMONIX’26 – National Level Technical Symposium
- Industrial Visit to U R Rao Satellite Centre, ISRO
- 5-Day Student Development Programme on AI Agents in Cyber Security
- Celebrating VTU Gold Medalists 2026
- Celebrating VTU Rank Holders – 26th Convocation
- Seminar on “Study Abroad & Career Guidance”
- Healthcare Career Exploration Session on MedTech Industry Opportunities