Date
30 May 2020
Webinar on VLSI Front End
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 30th May 2020
Time : 02.00 PM – 03.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Front End on 30-May-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Front End on 30-May-2020
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Workshop on “Design Thinking, Critical Thinking & Innovation Design”
- Christmas Celebration 2025
- Student Awareness Program on “Anti-Ragging and Anti-Drug”
- VTU Division Netball Tournament 2025
- Chairman’s Trophy 2025 – State Level Tournament
- Orientation Program on Communication Skills & Soft Skills
- Biomedical Engineers’ Day 2025
- Mr. Vimal Wins 1st Prize at National Level Symposium – TESLA 2K25
- Biomedical Engineers Day – Project Expo & BME Health Check-up
- Synapse 2025 – State Level Project Expo