MSME
Date
7 Jun 2020
Webinar on VLSI Design with Verilog
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 07th June 2020
Time : 02.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Design with Verilog on 07-June-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Teachers’ Day Celebration – Game Time
- Q Spiders Placement Drive 2026
- VTU 28th State Level Inter-Collegiate Athletic Meet – 2026
- KALAM-95 – National Level Inter College Fest
- Industrial Visit to BPL Medical Technologies, Bengaluru
- Orientation Programme for 3rd Semester Aeronautical Engineering Students
- Industrial Visit to Qopikun Services LLP, HiTech Defence & Aerospace Park, Bengaluru
- Founder’s Day Ekattvya 2026 Celebrated with Grandeur
- Grand Plantation Programme 2026
- COSMONIX’26 – National Level Technical Symposium