Date
7 Jun 2020
Webinar on VLSI Design with Verilog
Resource Person : Priya Anathakrishnan Corporate Technical Trainer
Date : 07th June 2020
Time : 02.00 PM
Via : Zoom Meetings / YouTube
|
Activity Name |
VLSI Design with Verilog on 07-June-2020 |
|
Activity Type |
Lecture |
|
Conducted By |
CTDS Bangalore |
About the Activity
VLSI Design – Verilog Introduction
Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip−flop. It means, by using an HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.
Presented by Mrs. Priya Ananthakrishnan, Corporate Technical Trainer & Former Senior VLSI Trainer, ChipEdge Technologies Pvt Ltd, Bangalore.
Events List
- Makara Sankranti Celebrations 2025
- Session on “Design Thinking, Critical Thinking, and Innovation Design”
- Annual General Meeting 2024
- PROJECT EXPO – 2024
- Industrial Visit to U R Rao Satellite Centre, ISRO – A Gateway to Space Exploration
- Mini Project Expo – 2024
- Wings of Innovation – PROJECT EXPO 24
- TECHxCSE 24 – State Level Technical Symposium
- Session on Angel Investment/VC Funding Opportunity for Early Stage Entrepreneurs
- Session on Lean Startup and Minimum Viable Product